riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Merge remote-tracking branch 'origin/master' into debug_v013_pr

Browse Source
This commit is contained in:
Megan Wachs committed 2017-03-29 14:58:04 -07:00
2 parents f6e72a3ef6 8dfbf4532a
commit d8033b20fc
5 files changed
+21 -11
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/rocket/CSR.scala
+2 -3
View File
@@ -497,11 +497,10 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
when (exception) {
val epc = ~(~io.pc | (coreInstBytes-1))
val write_badaddr = cause isOneOf (Causes.breakpoint,
val write_badaddr = cause isOneOf (Causes.illegal_instruction, Causes.breakpoint,
Causes.misaligned_load, Causes.misaligned_store, Causes.misaligned_fetch,
Causes.load_access, Causes.store_access, Causes.fetch_access,
Causes.load_page_fault, Causes.store_page_fault, Causes.fetch_page_fault
)
Causes.load_page_fault, Causes.store_page_fault, Causes.fetch_page_fault)
when (trapToDebug) {
when (!reg_debug) {