riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: Filter, add another case

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-07-31 16:51:11 -07:00
parent b126105230
commit d7fd9d2b82
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/tilelink/Filter.scala
View File

@ -83,6 +83,9 @@ object TLFilter
def Mnocache: TLManagerParameters => Option[TLManagerParameters] = { m =>
if (m.supportsAcquireB) None else Some(m)
}
def Mcache: TLManagerParameters => Option[TLManagerParameters] = { m =>
if (m.supportsAcquireB) Some(m) else None
}
def Cnocache: TLClientParameters => Option[TLClientParameters] = { c =>
if (c.supportsProbe) None else Some(c)
}