riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

move 'include /Makefrag' out of top-level Makefrag

Browse Source
This commit is contained in:
Yunsup Lee 2015-07-14 16:13:32 -07:00
parent 76046c52fe
commit d6df479870
3 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Makefrag
View File

@ -1,5 +1,3 @@
-include $(generated_dir)/Makefrag
# check RISCV environment variable
ifndef RISCV
$(error Please set environment variable RISCV. Please take a look at README)

1
fsim/Makefile
View File

@ -20,6 +20,7 @@ CONFIG ?= DefaultFPGAConfig
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
-include $(generated_dir)/Makefrag
include $(base_dir)/vsim/Makefrag-sim
all: $(simv)

1
vsim/Makefile
View File

@ -20,6 +20,7 @@ CONFIG ?= DefaultVLSIConfig
include $(base_dir)/Makefrag
include $(sim_dir)/Makefrag
-include $(generated_dir)/Makefrag
include $(base_dir)/vsim/Makefrag-sim
all: $(simv)