riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink: Bus.toRationalSlaves can have a BufferChain

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-09-06 14:37:22 -07:00
parent 80965e8230
commit d5c6494f59
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/tilelink/Bus.scala
View File

@ -86,10 +86,10 @@ abstract class TLBusWrapper(params: TLBusParams, val busName: String)(implicit p
source.node source.node
} }
def toRationalSlaves(name: Option[String] = None): TLRationalOutwardNode = { def toRationalSlaves(name: Option[String] = None, addBuffers: Int = 0): TLRationalOutwardNode = LeftStar { implicit p =>
val source = LazyModule(new TLRationalCrossingSource()) val source = LazyModule(new TLRationalCrossingSource())
name.foreach{ n => source.suggestName(s"${busName}_${n}_TLRationalCrossingSource")} name.foreach{ n => source.suggestName(s"${busName}_${n}_TLRationalCrossingSource")}
source.node :*= outwardNode source.node :=? TLBufferChain(addBuffers)(outwardNode)
source.node source.node
} }