riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

diplomacy: require masters to have a name

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-06-02 15:09:35 -07:00
parent 475ac93cdf
commit d25ad10592
20 changed files with 35 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/devices/debug/Debug.scala
View File

@ -1093,7 +1093,7 @@ class ClockedDMIIO(implicit val p: Parameters) extends ParameterizedBundle()(p){
class DMIToTL(implicit p: Parameters) extends LazyModule {
val node = TLClientNode(TLClientParameters())
val node = TLClientNode(TLClientParameters("debug"))
lazy val module = new LazyModuleImp(this) {
val io = new Bundle {