riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

diplomacy: beautify node signal prefixes

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-09-25 17:49:45 -07:00
parent 0111213bea
commit d22ec1eddf
1 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
src/main/scala/diplomacy/Nodes.scala
View File

@ -7,6 +7,7 @@ import chisel3.internal.sourceinfo.SourceInfo
import freechips.rocketchip.config.{Parameters,Field} import freechips.rocketchip.config.{Parameters,Field}
import freechips.rocketchip.util.HeterogeneousBag import freechips.rocketchip.util.HeterogeneousBag
import scala.collection.mutable.ListBuffer import scala.collection.mutable.ListBuffer
import scala.util.matching._
object CardinalityInferenceDirection { object CardinalityInferenceDirection {
val cases = Seq(SOURCE_TO_SINK, SINK_TO_SOURCE, NO_INFERENCE) val cases = Seq(SOURCE_TO_SINK, SINK_TO_SOURCE, NO_INFERENCE)
@ -80,6 +81,14 @@ abstract class BaseNode(implicit val valName: ValName)
def omitGraphML = outputs.isEmpty && inputs.isEmpty def omitGraphML = outputs.isEmpty && inputs.isEmpty
lazy val nodedebugstring: String = "" lazy val nodedebugstring: String = ""
def wirePrefix = {
val camelCase = "([a-z])([A-Z])".r
val decamel = camelCase.replaceAllIn(valName.name, _ match { case camelCase(l, h) => l + "_" + h })
val trimNode = "_?node$".r
val name = trimNode.replaceFirstIn(decamel.toLowerCase, "")
if (name.isEmpty) "" else name + "_"
}
protected[diplomacy] def gci: Option[BaseNode] // greatest common inner protected[diplomacy] def gci: Option[BaseNode] // greatest common inner
protected[diplomacy] def gco: Option[BaseNode] // greatest common outer protected[diplomacy] def gco: Option[BaseNode] // greatest common outer
protected[diplomacy] def outputs: Seq[(BaseNode, String)] protected[diplomacy] def outputs: Seq[(BaseNode, String)]
@ -248,7 +257,7 @@ sealed abstract class MixedNode[DI, UI, EI, BI <: Data, DO, UO, EO, BO <: Data](
source = HalfEdge(serial, i), source = HalfEdge(serial, i),
sink = HalfEdge(n.serial, j), sink = HalfEdge(n.serial, j),
flipped= false, flipped= false,
name = valName.name + "_out", name = wirePrefix + "out",
data = bundleOut(i)) data = bundleOut(i))
} }
protected[diplomacy] def danglesIn: Seq[Dangle] = iPorts.zipWithIndex.map { case ((j, n, _, _), i) => protected[diplomacy] def danglesIn: Seq[Dangle] = iPorts.zipWithIndex.map { case ((j, n, _, _), i) =>
@ -256,7 +265,7 @@ sealed abstract class MixedNode[DI, UI, EI, BI <: Data, DO, UO, EO, BO <: Data](
source = HalfEdge(n.serial, j), source = HalfEdge(n.serial, j),
sink = HalfEdge(serial, i), sink = HalfEdge(serial, i),
flipped= true, flipped= true,
name = valName.name + "_in", name = wirePrefix + "in",
data = bundleIn(i)) data = bundleIn(i))
} }