riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: zero memory channels is also allowed

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-02-03 19:00:08 -08:00
parent a3e56cfa5e
commit d1744a5667
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/CoreplexNetwork.scala
View File

@ -71,7 +71,7 @@ trait CoreplexNetworkModule extends HasCoreplexParameters {
trait BankedL2CoherenceManagers extends CoreplexNetwork { trait BankedL2CoherenceManagers extends CoreplexNetwork {
val module: BankedL2CoherenceManagersModule val module: BankedL2CoherenceManagersModule
require (isPow2(l2Config.nMemoryChannels)) require (isPow2(l2Config.nMemoryChannels) || l2Config.nMemoryChannels == 0)
require (isPow2(l2Config.nBanksPerChannel)) require (isPow2(l2Config.nBanksPerChannel))
require (isPow2(l1tol2_lineBytes)) require (isPow2(l1tol2_lineBytes))