riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Update README.md

Browse Source 
fixed torture link
This commit is contained in:
heinzbeinz 2016-11-23 13:47:38 +01:00 committed by Henry Cook
parent a8ee7e0678
commit d07e30ba97
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -133,7 +133,7 @@ floating-point conversions with different precision.
([https://github.com/riscv/riscv-tools](https://github.com/riscv/riscv-tools)): ([https://github.com/riscv/riscv-tools](https://github.com/riscv/riscv-tools)):
We tag a version of the RISC-V software ecosystem that works with the RTL committed in this repository. We tag a version of the RISC-V software ecosystem that works with the RTL committed in this repository.
* **torture** * **torture**
([https://github.com/ucb-bar/torture](https://github.com/ucb-bar/torture)): ([https://github.com/ucb-bar/riscv-torture](https://github.com/ucb-bar/riscv-torture)):
This module is used to generate and execture constrained random instruction streams that can This module is used to generate and execture constrained random instruction streams that can
be used to stress-test both the core and uncore portions of the design. be used to stress-test both the core and uncore portions of the design.