riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Parameters: sinkId is per port, not per manager

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-02 17:53:32 -07:00
parent 1b016051e8
commit d067e87a7d
8 changed files with 19 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/uncore/tilelink2/Monitor.scala
View File

@ -216,7 +216,7 @@ class TLMonitor(gen: () => TLBundleSnoop, edge: () => TLEdge, sourceInfo: Source
val source_ok = edge.client.contains(bundle.source)
val is_aligned = edge.isAligned(bundle.addr_lo, bundle.size)
val sink_ok = edge.manager.containsById(bundle.sink)
val sink_ok = bundle.sink < UInt(edge.manager.endSinkId)
when (bundle.opcode === TLMessages.ReleaseAck) {
assert (source_ok, "'D' channel ReleaseAck carries invalid source ID" + extra)
@ -270,7 +270,8 @@ class TLMonitor(gen: () => TLBundleSnoop, edge: () => TLEdge, sourceInfo: Source
}
def legalizeFormatE(bundle: TLBundleE, edge: TLEdge)(implicit sourceInfo: SourceInfo) {
assert (edge.manager.containsById(bundle.sink), "'E' channels carries invalid sink ID" + extra)
val sink_ok = bundle.sink < UInt(edge.manager.endSinkId)
assert (sink_ok, "'E' channels carries invalid sink ID" + extra)
}
def legalizeFormat(bundle: TLBundleSnoop, edge: TLEdge)(implicit sourceInfo: SourceInfo) = {