riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Parameters: sinkId is per port, not per manager

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-11-02 17:53:32 -07:00
parent 1b016051e8
commit d067e87a7d
8 changed files with 19 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/axi4/ToTL.scala
View File

@ -15,7 +15,7 @@ case class AXI4ToTLNode() extends MixedNode(AXI4Imp, TLImp)(
nodePath = m.nodePath)
}))
},
uFn = { case (1, Seq(TLManagerPortParameters(managers, beatBytes, _))) =>
uFn = { case (1, Seq(TLManagerPortParameters(managers, beatBytes, _, _))) =>
Seq(AXI4SlavePortParameters(beatBytes = beatBytes, slaves = managers.map { m =>
AXI4SlaveParameters(
address = m.address,