riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add CHISEL_VERSION make argument

Browse Source 
This allows users to specify if they want to build RocketChip against
Chisel 2 or 3.  Since Chisel 3 is now open source we can add these
submodule pointers directly to avoid a fork of upstream.
This commit is contained in:
Palmer Dabbelt
2016-03-05 17:19:53 -08:00
committed by Palmer Dabbelt
parent d697559754
commit cddfdf0929
11 changed files with 67 additions and 71 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/Makefile
View File

@ -15,7 +15,7 @@ mem_gen = $(base_dir)/vsim/vlsi_mem_gen
sim_dir = .
output_dir = $(sim_dir)/output
BACKEND ?= rocketchip.RocketChipBackend
BACKEND ?= v
CONFIG ?= DefaultVLSIConfig
TB ?= rocketTestHarness