riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

uncore: more verbose requires

Browse Source
This commit is contained in:
Henry Cook
2017-04-25 11:09:09 -07:00
parent f3ab23d068
commit ca435c2f40
2 changed files with 20 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/uncore/tilelink2/Parameters.scala
View File

@ -41,8 +41,8 @@ case class TLManagerParameters(
require ((regionType == RegionType.CACHED || regionType == RegionType.TRACKED) != supportsAcquireB.none)
require (regionType != RegionType.UNCACHED || supportsGet)
// Largest support transfer of all types
val maxTransfer = List(
val name = nodePath.lastOption.map(_.lazyModule.name).getOrElse("disconnected")
val maxTransfer = List( // Largest supported transfer of all types
supportsAcquireT.max,
supportsAcquireB.max,
supportsArithmetic.max,
@ -51,12 +51,10 @@ case class TLManagerParameters(
supportsPutFull.max,
supportsPutPartial.max).max
val maxAddress = address.map(_.max).max
val name = nodePath.lastOption.map(_.lazyModule.name).getOrElse("disconnected")
// The device had better not support a transfer larger than it's alignment
val minAlignment = address.map(_.alignment).min
require (minAlignment >= maxTransfer, "minAlignment (" + minAlignment + ") must be >= maxTransfer (" + maxTransfer + ")")
// The device had better not support a transfer larger than its alignment
require (minAlignment >= maxTransfer, s"minAlignment ($minAlignment) must be >= maxTransfer ($maxTransfer)")
def toResource: ResourceAddress = {
ResourceAddress(address,