riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: add a clock crossing adapter

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-09-13 16:04:46 -07:00
parent 44501cdbf8
commit c8e6d47884
2 changed files with 43 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Buffer.scala
View File

@ -22,7 +22,7 @@ class TLBuffer(entries: Int = 2, pipe: Boolean = false) extends LazyModule
if (edgeOut.manager.anySupportAcquire && edgeOut.client.anySupportProbe) {
in .b <> Queue(out.b, entries, pipe)
out.c <> Queue(in .c, entries, pipe)
out.e <> Queue(out.e, entries, pipe)
out.e <> Queue(in .e, entries, pipe)
} else {
in.b.valid := Bool(false)
in.c.ready := Bool(true)