riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: support unused IntXing

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-02-22 18:41:06 -08:00
parent 735e4f8ed6
commit c01aec9259
1 changed files with 3 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/IntNodes.scala
View File

@ -126,6 +126,8 @@ class IntXing()(implicit p: Parameters) extends LazyModule
val out = intnode.bundleOut val out = intnode.bundleOut
} }
io.out := RegNext(RegNext(RegNext(io.in))) (io.in zip io.out) foreach { case (in, out) =>
out := RegNext(RegNext(RegNext(in)))
}
} }
} }