riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: DefaultCoreplex => RocketPlex

Browse Source
This commit is contained in:
Henry Cook
2017-04-27 14:51:28 -07:00
committed by Andrew Waterman
parent 99de42d34c
commit bdb526a9f0
3 changed files with 23 additions and 31 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/main/scala/rocketchip/RocketPlexMaster.scala
View File

@ -3,17 +3,13 @@
package rocketchip
import Chisel._
import config._
import diplomacy._
import uncore.tilelink2._
import uncore.devices._
import util._
import coreplex._
import coreplex.RocketPlex
import diplomacy.LazyModule
trait RocketPlexMaster extends HasTopLevelNetworks {
val module: RocketPlexMasterModule
val coreplex = LazyModule(new DefaultCoreplex)
val coreplex = LazyModule(new RocketPlex)
coreplex.l2in :=* fsb.node
bsb.node :*= coreplex.l2out