riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Debug regression: have to say something about memory in order to run a simple test

Browse Source
This commit is contained in:
Megan Wachs
2017-11-03 16:13:25 -07:00
parent 5df55d7911
commit bd5fe5d22e
1 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
scripts/RocketSim.py
View File

@ -2,6 +2,11 @@ import targets
import testlib import testlib
class RocketSimHart(targets.Hart): class RocketSimHart(targets.Hart):
# This isn't generically true, but it's true enough for the Default*Configs in this code for now.
# to get these tests to pass.
ram = 0x80000000
ram_size = 0x4000
instruction_hardware_breakpoint_count = 2
pass pass
class RocketSim(targets.Target): class RocketSim(targets.Target):