riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

broadcast hub bugfix

Browse Source
This commit is contained in:
Henry Cook 2015-03-26 11:29:04 -07:00
parent 4176edaa34
commit b7af610569
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
uncore/src/main/scala/broadcast.scala
View File

@ -229,9 +229,9 @@ class BroadcastAcquireTracker(trackerId: Int, bankId: Int) extends BroadcastXact
val curr_p_id = PriorityEncoder(pending_probes) val curr_p_id = PriorityEncoder(pending_probes)
val full_sharers = coh.full() val full_sharers = coh.full()
val probe_self = io.inner.acquire.bits.payload.requiresSelfProbe() val probe_self = io.inner.acquire.bits.payload.requiresSelfProbe()
val mask_self = Mux(probe_self, val mask_self_true = UInt(UInt(1) << io.inner.acquire.bits.header.src, width = nCoherentClients)
full_sharers | UInt(UInt(1) << xact_src, width = nCoherentClients), val mask_self_false = ~UInt(UInt(1) << io.inner.acquire.bits.header.src, width = nCoherentClients)
full_sharers & ~UInt(UInt(1) << xact_src, width = nCoherentClients)) val mask_self = Mux(probe_self, full_sharers | mask_self_true, full_sharers & mask_self_false)
val mask_incoherent = mask_self & ~io.incoherent.toBits val mask_incoherent = mask_self & ~io.incoherent.toBits
val collect_iacq_data = Reg(init=Bool(false)) val collect_iacq_data = Reg(init=Bool(false))