riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge pull request #1039 from freechipsproject/tile-crossing-params

Browse Source 
Improvements wrt connecting RocketTiles to SystemBus
This commit is contained in:
Henry Cook
2017-10-11 17:12:03 -07:00
committed by GitHub
parent 024ccd8ac2 60934ac622
commit b64609bfe8
16 changed files with 276 additions and 119 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/system/Configs.scala
View File

@ -66,7 +66,7 @@ class DualCoreConfig extends Config(
class TinyConfig extends Config(
new WithNMemoryChannels(0) ++
new WithStatelessBridge ++
new WithNTinyCores(1) ++
new With1TinyCore ++
new BaseConfig)