riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix BTB misprediction check for negative addresses

Browse Source 
also index BTB with PC, not PC+4
This commit is contained in:
Andrew Waterman 2012-02-08 15:03:59 -08:00
parent e9da2cf66a
commit b3f6f9a5fd
2 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rocket/src/main/scala/dpath.scala
View File

@ -122,7 +122,7 @@ class rocketDpath extends Component
val if_pc_plus4 = if_reg_pc + UFix(4); val if_pc_plus4 = if_reg_pc + UFix(4);
val ex_pc_plus4 = ex_reg_pc + UFix(4); val ex_pc_plus4 = ex_reg_pc + UFix(4);
val ex_branch_target = ex_reg_pc + Cat(ex_reg_op2, Bits(0,1)).toUFix val ex_branch_target = ex_reg_pc + Cat(ex_reg_op2(VADDR_BITS-1,0), Bits(0,1)).toUFix
val ex_ea_sign = Mux(ex_alu_adder_out(VADDR_BITS-1), ~ex_alu_adder_out(63,VADDR_BITS) === UFix(0), ex_alu_adder_out(63,VADDR_BITS) != UFix(0)) val ex_ea_sign = Mux(ex_alu_adder_out(VADDR_BITS-1), ~ex_alu_adder_out(63,VADDR_BITS) === UFix(0), ex_alu_adder_out(63,VADDR_BITS) != UFix(0))
val ex_effective_address = Cat(ex_ea_sign, ex_alu_adder_out(VADDR_BITS-1,0)).toUFix val ex_effective_address = Cat(ex_ea_sign, ex_alu_adder_out(VADDR_BITS-1,0)).toUFix
@ -150,11 +150,11 @@ class rocketDpath extends Component
Mux(io.ctrl.stallf, if_reg_pc, Mux(io.ctrl.stallf, if_reg_pc,
if_next_pc.toUFix); if_next_pc.toUFix);
btb.io.current_pc4 := if_pc_plus4; btb.io.current_pc := if_reg_pc;
btb.io.hit <> io.ctrl.btb_hit; btb.io.hit <> io.ctrl.btb_hit;
btb.io.wen <> io.ctrl.wen_btb; btb.io.wen <> io.ctrl.wen_btb;
btb.io.clr <> io.ctrl.clr_btb; btb.io.clr <> io.ctrl.clr_btb;
btb.io.correct_pc4 := ex_pc_plus4; btb.io.correct_pc := ex_reg_pc;
io.ctrl.btb_match := id_reg_pc === ex_br_target; io.ctrl.btb_match := id_reg_pc === ex_br_target;
// instruction decode stage // instruction decode stage

16
rocket/src/main/scala/dpath_util.scala
View File

@ -8,12 +8,12 @@ import scala.math._;
class ioDpathBTB extends Bundle() class ioDpathBTB extends Bundle()
{ {
val current_pc4 = UFix(VADDR_BITS, INPUT); val current_pc = UFix(VADDR_BITS, INPUT);
val hit = Bool(OUTPUT); val hit = Bool(OUTPUT);
val target = UFix(VADDR_BITS, OUTPUT); val target = UFix(VADDR_BITS, OUTPUT);
val wen = Bool(INPUT); val wen = Bool(INPUT);
val clr = Bool(INPUT); val clr = Bool(INPUT);
val correct_pc4 = UFix(VADDR_BITS, INPUT); val correct_pc = UFix(VADDR_BITS, INPUT);
val correct_target = UFix(VADDR_BITS, INPUT); val correct_target = UFix(VADDR_BITS, INPUT);
} }
@ -28,15 +28,15 @@ class rocketDpathBTB(entries: Int) extends Component
val tagmsb = (VADDR_BITS-idxmsb-1)+(VADDR_BITS-idxlsb)-1; val tagmsb = (VADDR_BITS-idxmsb-1)+(VADDR_BITS-idxlsb)-1;
val taglsb = (VADDR_BITS-idxlsb); val taglsb = (VADDR_BITS-idxlsb);
val vb_array = Mem(entries, io.wen || io.clr, io.correct_pc4(idxmsb,idxlsb), !io.clr, resetVal = Bool(false)); val vb_array = Mem(entries, io.wen || io.clr, io.correct_pc(idxmsb,idxlsb), !io.clr, resetVal = Bool(false));
val tag_target_array = Mem4(entries, io.wen, io.correct_pc4(idxmsb,idxlsb), val tag_target_array = Mem4(entries, io.wen, io.correct_pc(idxmsb,idxlsb),
Cat(io.correct_pc4(VADDR_BITS-1,idxmsb+1), io.correct_target(VADDR_BITS-1,idxlsb))) Cat(io.correct_pc(VADDR_BITS-1,idxmsb+1), io.correct_target(VADDR_BITS-1,idxlsb)))
tag_target_array.setReadLatency(0); tag_target_array.setReadLatency(0);
tag_target_array.setTarget('inst); tag_target_array.setTarget('inst);
val is_val = vb_array(io.current_pc4(idxmsb,idxlsb)); val is_val = vb_array(io.current_pc(idxmsb,idxlsb));
val tag_target = tag_target_array(io.current_pc4(idxmsb, idxlsb)); val tag_target = tag_target_array(io.current_pc(idxmsb, idxlsb));
io.hit := is_val && (tag_target(tagmsb,taglsb) === io.current_pc4(VADDR_BITS-1, idxmsb+1)); io.hit := is_val && (tag_target(tagmsb,taglsb) === io.current_pc(VADDR_BITS-1, idxmsb+1));
io.target := Cat(tag_target(taglsb-1, 0), Bits(0,idxlsb)).toUFix; io.target := Cat(tag_target(taglsb-1, 0), Bits(0,idxlsb)).toUFix;
} }