riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix Makefrag to detect all Chisel source files

Browse Source
This commit is contained in:
Howard Mao 2016-06-28 16:39:10 -07:00
parent ebef4ddad0
commit b30e0254ee
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Makefrag
View File

@ -28,7 +28,8 @@ endif
src_path = src/main/scala
default_submodules = . junctions uncore hardfloat rocket groundtest context-dependent-environments
chisel_srcs = $(addprefix $(base_dir)/,$(addsuffix /$(src_path)/*.scala,$(default_submodules) $(ROCKETCHIP_ADDONS)))
chisel_srcs = $(foreach submodule,$(default_submodules) $(ROCKETCHIP_ADDONS),$(wildcard $(base_dir)/$(submodule)/$(src_path)/*.scala))
chisel_srcs += $(foreach submodule,$(default_submodules) $(ROCKETCHIP_ADDONS),$(wildcard $(base_dir)/$(submodule)/$(src_path)/*/*.scala))
disasm := 2>
which_disasm := $(shell which spike-dasm 2> /dev/null)