riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

conform to new NastiWriteDataChannel interface

Browse Source
This commit is contained in:
Howard Mao 2016-07-05 16:03:52 -07:00
parent 4c07aedfad
commit af76837970
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/converters/Nasti.scala
View File

@ -196,7 +196,7 @@ class NastiIOTileLinkIOConverter(implicit p: Parameters) extends TLModule()(p)
io.nasti.w.bits := NastiWriteDataChannel( io.nasti.w.bits := NastiWriteDataChannel(
id = put_id_mapper.io.req.out_id, id = put_id_mapper.io.req.out_id,
data = io.tl.acquire.bits.data, data = io.tl.acquire.bits.data,
strb = io.tl.acquire.bits.wmask(), strb = Some(io.tl.acquire.bits.wmask()),
last = tl_wrap_out || (io.tl.acquire.fire() && is_subblock)) last = tl_wrap_out || (io.tl.acquire.fire() && is_subblock))
io.tl.acquire.ready := Mux(has_data, io.tl.acquire.ready := Mux(has_data,