riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Adjustements to top-level parameters and knobs for hwacha

Browse Source
This commit is contained in:
Henry Cook
2014-09-07 17:57:33 -07:00
parent 4126678c9d
commit ae05125f29
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket

Submodule rocket updated: 15e0d48a61...b53ad86d43

2
src/main/scala/PublicConfigs.scala
View File

@ -75,7 +75,7 @@ class DefaultConfig extends ChiselConfig {
case FastMulDiv => true case FastMulDiv => true
case XprLen => 64 case XprLen => 64
case NMultXpr => 32 case NMultXpr => 32
case BuildFPU => Some(() => new FPU) case BuildFPU => Some(() => Module(new FPU))
case SFMALatency => 2 case SFMALatency => 2
case DFMALatency => 3 case DFMALatency => 3
case CoreInstBits => 32 case CoreInstBits => 32