riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

isp: passthru based on edgesOut = edgesIn (#814)

Browse Source
This commit is contained in:
Henry Cook 2017-06-22 21:23:49 -07:00 committed by Wesley W. Terpstra
parent 1f18a37f01
commit ad4b454b49
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Splitter.scala
View File

@ -42,7 +42,7 @@ class TLSplitter(policy: TLArbiter.Policy = TLArbiter.roundRobin)(implicit p: Pa
def group[T](x: Seq[T]) = def group[T](x: Seq[T]) =
if (x.isEmpty) Nil else x.grouped(node.edgesIn.size).toList.transpose if (x.isEmpty) Nil else x.grouped(node.edgesIn.size).toList.transpose
if (node.edgesIn.size <= 1) { if (node.edgesOut.size == node.edgesIn.size) {
io.out <> io.in io.out <> io.in
} else ((node.edgesIn zip io.in) zip (group(node.edgesOut) zip group(io.out))) foreach { } else ((node.edgesIn zip io.in) zip (group(node.edgesOut) zip group(io.out))) foreach {
case ((edgeIn, io_in), (edgesOut, io_out)) => case ((edgeIn, io_in), (edgesOut, io_out)) =>