riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

bootrom: move to 0x10000 for more space (DTB on multicore is big)

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-03-24 16:00:00 -07:00
parent 34f8ce653a
commit ac205ca10a
4 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/rocketchip/Periphery.scala
View File

@ -305,8 +305,8 @@ trait PeripheryBootROM {
this: HasTopLevelNetworks =>
val coreplex: CoreplexRISCVPlatform
private val bootrom_address = 0x1000
private val bootrom_size = 0x1000
private val bootrom_address = 0x10000
private val bootrom_size = 0x10000
private lazy val bootrom_contents = GenerateBootROM(coreplex.dtb)
val bootrom = LazyModule(new TLROM(bootrom_address, bootrom_size, bootrom_contents, true, peripheryBusConfig.beatBytes))
bootrom.node := TLFragmenter(peripheryBusConfig.beatBytes, cacheBlockBytes)(peripheryBus.node)