riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 Fuzzer: support read-only mode (#555)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-02-13 00:18:47 +01:00 committed by GitHub
parent 5fc44bbcda
commit abe344a1a4
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -85,8 +85,8 @@ class TLFuzzer(
noiseMaker: (Int, Bool, Int) => UInt = { noiseMaker: (Int, Bool, Int) => UInt = {
(wide: Int, increment: Bool, abs_values: Int) => (wide: Int, increment: Bool, abs_values: Int) =>
LFSRNoiseMaker(wide=wide, increment=increment) LFSRNoiseMaker(wide=wide, increment=increment)
} },
)(implicit p: Parameters) extends LazyModule noModify: Boolean = false)(implicit p: Parameters) extends LazyModule
{ {
val node = TLClientNode(TLClientParameters(sourceId = IdRange(0,inFlight))) val node = TLClientNode(TLClientParameters(sourceId = IdRange(0,inFlight)))
@ -169,10 +169,10 @@ class TLFuzzer(
val legal = legal_dest && MuxLookup(a_type_sel, glegal, Seq( val legal = legal_dest && MuxLookup(a_type_sel, glegal, Seq(
UInt("b000") -> glegal, UInt("b000") -> glegal,
UInt("b001") -> pflegal, UInt("b001") -> (pflegal && !Bool(noModify)),
UInt("b010") -> pplegal, UInt("b010") -> (pplegal && !Bool(noModify)),
UInt("b011") -> alegal, UInt("b011") -> (alegal && !Bool(noModify)),
UInt("b100") -> llegal, UInt("b100") -> (llegal && !Bool(noModify)),
UInt("b101") -> hlegal)) UInt("b101") -> hlegal))
val bits = MuxLookup(a_type_sel, gbits, Seq( val bits = MuxLookup(a_type_sel, gbits, Seq(