riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2 RAMModel: include name of test in output

Browse Source
This commit is contained in:
Wesley W. Terpstra
2016-10-11 22:32:06 -07:00
parent 345eefd81b
commit a9a3f7dd4e
3 changed files with 8 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -206,7 +206,7 @@ import unittest._
class TLFuzzRAM extends LazyModule
{
val model = LazyModule(new TLRAMModel)
val model = LazyModule(new TLRAMModel("TLFuzzRAM"))
val ram = LazyModule(new TLRAM(AddressSet(0x800, 0x7ff)))
val ram2 = LazyModule(new TLRAM(AddressSet(0, 0x3ff), beatBytes = 16))
val gpio = LazyModule(new RRTest1(0x400))