riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ports: use BigInts instead of Longs and the new x"..." context

Browse Source
This commit is contained in:
Henry Cook
2017-09-08 16:21:05 -07:00
parent 37c5af1c0d
commit a7540d35b7
2 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/system/Configs.scala
View File

@ -19,13 +19,13 @@ class BaseConfig extends Config(new BaseCoreplexConfig().alter((site,here,up) =>
case JtagDTMKey => new JtagDTMKeyDefault()
case NExtTopInterrupts => 2
case ExtMem => MasterPortParams(
base = 0x80000000L,
size = 0x10000000L,
base = x"8000_0000",
size = x"1000_0000",
beatBytes = site(MemoryBusParams).beatBytes,
idBits = 4)
case ExtBus => MasterPortParams(
base = 0x60000000L,
size = 0x20000000L,
base = x"6000_0000",
size = x"2000_0000",
beatBytes = site(MemoryBusParams).beatBytes,
idBits = 4)
case ExtIn => SlavePortParams(beatBytes = 8, idBits = 8, sourceBits = 4)