riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

ICache: stores to the ITIM have effects (shrinking valid ITIM data) (#1144)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-12-08 17:35:14 -08:00 committed by GitHub
parent c2a0319dc4
commit a542ae687e
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/ICache.scala
View File

@ -59,7 +59,7 @@ class ICache(val icacheParams: ICacheParams, val hartid: Int)(implicit p: Parame
Seq(TLManagerParameters( Seq(TLManagerParameters(
address = Seq(AddressSet(itimAddr, size-1)), address = Seq(AddressSet(itimAddr, size-1)),
resources = device.reg("mem"), resources = device.reg("mem"),
regionType = RegionType.UNCACHEABLE, regionType = RegionType.PUT_EFFECTS,
executable = true, executable = true,
supportsPutFull = TransferSizes(1, wordBytes), supportsPutFull = TransferSizes(1, wordBytes),
supportsPutPartial = TransferSizes(1, wordBytes), supportsPutPartial = TransferSizes(1, wordBytes),