riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Treat exceptions as steps for the purposes of single-stepping

Browse Source
This commit is contained in:
Andrew Waterman 2017-04-14 15:12:17 -07:00 committed by Yunsup Lee
parent 9cf86fa105
commit a454edaaf7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/CSR.scala
View File

@ -503,7 +503,7 @@ class CSRFile(perfEventSets: EventSets = new EventSets(Seq()))(implicit p: Param
when (pending_interrupts.orR || exception) { reg_wfi := false } when (pending_interrupts.orR || exception) { reg_wfi := false }
assert(!reg_wfi || io.retire === UInt(0)) assert(!reg_wfi || io.retire === UInt(0))
when (io.retire(0)) { reg_singleStepped := true } when (io.retire(0) || exception) { reg_singleStepped := true }
when (!io.singleStep) { reg_singleStepped := false } when (!io.singleStep) { reg_singleStepped := false }
assert(!io.singleStep || io.retire <= UInt(1)) assert(!io.singleStep || io.retire <= UInt(1))
assert(!reg_singleStepped || io.retire === UInt(0)) assert(!reg_singleStepped || io.retire === UInt(0))