riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix fpga_mem_gen for Python 2 and 3 Environments

Browse Source 
Two quick fixes that enable fpga_mem_gen to work with either Python 2 or
Python 3:
* Change an `xrange` instance to `range`
* Wrap the arguments of a bare `print` in parentheses
This commit is contained in:
Schuyler Eldridge 2015-06-25 10:40:59 -07:00
parent a59ba39310
commit a42832fc70
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
fsim/fpga_mem_gen
View File

@ -53,7 +53,7 @@ def parse_line(line):
mask_gran = 1 mask_gran = 1
tokens = line.split() tokens = line.split()
i = 0 i = 0
for i in xrange(0,len(tokens),2): for i in range(0,len(tokens),2):
s = tokens[i] s = tokens[i]
if s == 'name': if s == 'name':
name = tokens[i+1] name = tokens[i+1]
@ -188,7 +188,7 @@ def main():
if len(sys.argv) < 2: if len(sys.argv) < 2:
sys.exit('Please give a .conf file as input') sys.exit('Please give a .conf file as input')
for line in open(sys.argv[1]): for line in open(sys.argv[1]):
print gen_mem(*parse_line(line)) print(gen_mem(*parse_line(line)))
if __name__ == '__main__': if __name__ == '__main__':