riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Default TLB size = 32

Browse Source 
@davidbiancolin
This commit is contained in:
Andrew Waterman 2017-03-20 01:29:26 -07:00
parent 1875407316
commit a03556220c
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocket/HellaCache.scala
View File

@ -19,7 +19,7 @@ case class DCacheParams(
nSets: Int = 64,
nWays: Int = 4,
rowBits: Int = 64,
nTLBEntries: Int = 8,
nTLBEntries: Int = 32,
splitMetadata: Boolean = false,
ecc: Option[Code] = None,
nMSHRs: Int = 1,

2
src/main/scala/rocket/ICache.scala
View File

@ -16,7 +16,7 @@ case class ICacheParams(
nSets: Int = 64,
nWays: Int = 4,
rowBits: Int = 128,
nTLBEntries: Int = 8,
nTLBEntries: Int = 32,
cacheIdBits: Int = 0,
splitMetadata: Boolean = false,
ecc: Option[Code] = None,