riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge remote-tracking branch 'origin/master' into debug_v013_pr

Browse Source
This commit is contained in:
Megan Wachs
2017-03-30 08:01:11 -07:00
parent a14b7b5794 c61714a465
commit 9de06f8c83
16 changed files with 130 additions and 60 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
vsim/Makefrag-verilog
View File

@ -25,6 +25,7 @@ $(generated_dir)/$(long_name).behav_srams.v : $(generated_dir)/$(long_name).conf
#--------------------------------------------------------------------
# Run
#--------------------------------------------------------------------
.PRECIOUS: $(output_dir)/%.vpd
$(output_dir)/%.run: $(output_dir)/% $(simv)
cd $(sim_dir) && $(exec_simv) +max-cycles=$(timeout_cycles) $< 2> /dev/null 2> $@ && [ $$PIPESTATUS -eq 0 ]