riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix w_last wire

Browse Source
This commit is contained in:
Howard Mao
2016-03-25 14:19:13 -07:00
parent 2b61f28356
commit 9b9c662952
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/TestBench.scala
View File

@@ -48,7 +48,7 @@ object TestBenchGeneration extends FileSystemUtilities {
reg w_ready_$i; reg w_ready_$i;
wire [`MEM_STRB_BITS-1:0] w_strb_$i; wire [`MEM_STRB_BITS-1:0] w_strb_$i;
wire [`MEM_DATA_BITS-1:0] w_data_$i; wire [`MEM_DATA_BITS-1:0] w_data_$i;
wire w_last; wire w_last_$i;
reg r_valid_$i; reg r_valid_$i;
wire r_ready_$i; wire r_ready_$i;