riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

relax address map alignment requirement

Browse Source
This commit is contained in:
Howard Mao 2016-08-09 18:25:32 -07:00
parent 33d5905c50
commit 993da60f2c
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
junctions/src/main/scala/addrmap.scala
View File

@ -91,7 +91,6 @@ class AddrMap(entriesIn: Seq[AddrMapEntry], val start: BigInt = BigInt(0)) exten
if (r.start != 0) { if (r.start != 0) {
val align = BigInt(1) << log2Ceil(r.size) val align = BigInt(1) << log2Ceil(r.size)
require(r.start >= base, s"region $name base address 0x${r.start.toString(16)} overlaps previous base 0x${base.toString(16)}") require(r.start >= base, s"region $name base address 0x${r.start.toString(16)} overlaps previous base 0x${base.toString(16)}")
require(r.start % align == 0, s"region $name base address 0x${r.start.toString(16)} not aligned to 0x${align.toString(16)}")
base = r.start base = r.start
} else { } else {
base = (base + r.size - 1) / r.size * r.size base = (base + r.size - 1) / r.size * r.size