fix fpu port direction bug
This commit is contained in:
1 parent
b3f6f9a5fd
commit
990e3a1b34
1 file changed
+1
-1
@@ -120,7 +120,7 @@ class rocketFPU extends Component
|
||||
val killx = Bool(INPUT)
|
||||
val killm = Bool(INPUT)
|
||||
|
||||
val dmem = new ioDmem(List("resp_val", "resp_tag", "resp_data"))
|
||||
val dmem = new ioDmem(List("resp_val", "resp_tag", "resp_data")).flip()
|
||||
val dpath = new ioDpathFPU().flip()
|
||||
}
|
||||
|
||||
|
||||
Reference in new issue
Block a user