riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[debug] Remove erroneous buffer on SB read data (#56)

Browse Source
This commit is contained in:
mwachs5 2016-06-08 20:31:13 -07:00 committed by Andrew Waterman
parent 5151570894
commit 93c1b17b52
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/debug.scala
View File

@ -454,7 +454,7 @@ class DebugModule ()(implicit val p:cde.Parameters)
val dbRamRdEn = Wire(Bool()) val dbRamRdEn = Wire(Bool())
val sbRamAddr = Wire(UInt(width=sbRamAddrWidth)) val sbRamAddr = Wire(UInt(width=sbRamAddrWidth))
val sbRamRdData = Reg (UInt(width=sbRamDataWidth)) val sbRamRdData = Wire (UInt(width=sbRamDataWidth))
val sbRamWrData = Wire(UInt(width=sbRamDataWidth)) val sbRamWrData = Wire(UInt(width=sbRamDataWidth))
val sbRamWrEn = Wire(Bool()) val sbRamWrEn = Wire(Bool())
val sbRamRdEn = Wire(Bool()) val sbRamRdEn = Wire(Bool())