riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Artefact output (#545)

Browse Source 
* build: stop using empty .prm file

* generator: general-purpose mechanism for creating elaboration artefacts
This commit is contained in:
Wesley W. Terpstra authored and GitHub committed 2017-02-02 19:24:55 -08:00
1 parent 094b3bc2b1
commit 93b2fa197e
10 files changed
+25 -69
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/unittest/Generator.scala
+1 -2
View File
@@ -5,7 +5,6 @@ package unittest
object Generator extends util.GeneratorApp {
val longName = names.topModuleProject + "." + names.configs
generateFirrtl
generateGraphML
generateTestSuiteMakefrags // TODO: Needed only for legacy make targets
generateParameterDump // TODO: Needed only for legacy make targets
generateArtefacts
}