riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

yunsup's fix for dgemm-opt assertion failure

Browse Source
This commit is contained in:
Sagar Karandikar 2015-12-03 14:03:10 -08:00
parent e52685f2e9
commit 93aa370b87
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/tilelink.scala
View File

@ -981,7 +981,7 @@ class FinishUnit(srcId: Int = 0, outstanding: Int = 2)(implicit p: Parameters) e
io.finish.valid := q.io.deq.valid io.finish.valid := q.io.deq.valid
q.io.deq.ready := io.finish.ready q.io.deq.ready := io.finish.ready
io.refill.valid := io.grant.valid io.refill.valid := (q.io.enq.ready || !g.requiresAck()) && io.grant.valid
io.refill.bits := g io.refill.bits := g
io.grant.ready := (q.io.enq.ready || !g.requiresAck()) && io.refill.ready io.grant.ready := (q.io.enq.ready || !g.requiresAck()) && io.refill.ready
io.ready := q.io.enq.ready io.ready := q.io.enq.ready