1
0

require writes to memory to be uninterrupted

This commit is contained in:
Andrew Waterman
2012-01-03 18:41:53 -08:00
parent 142dfc6e07
commit 938b142d64
2 changed files with 9 additions and 7 deletions

View File

@ -382,8 +382,9 @@ class WritebackUnit extends Component {
val addr = Reg() { new WritebackReq() }
// don't allow memory requests to bypass conflicting writebacks.
// also don't allow a refill request once a writeback has started.
// TODO: turn this into a victim buffer.
val block_refill = valid && (io.refill_req.bits.addr(IDX_BITS-1,0) === addr.idx)
val block_refill = valid && ((io.refill_req.bits.addr(IDX_BITS-1,0) === addr.idx) || (cnt === UFix(REFILL_CYCLES)))
val refill_val = io.refill_req.valid && !block_refill
wbq.io.q_reset := Bool(false)