riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

initial vu integration

Browse Source
This commit is contained in:
Yunsup Lee
2012-02-08 21:43:45 -08:00
parent 10b5a0006c
commit 9285a52f25
4 changed files with 209 additions and 117 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
rocket/src/main/scala/cpu.scala
View File

@ -1,8 +1,9 @@
package Top {
package Top
import Chisel._;
import Node._;
import Constants._;
import hwacha._
class ioDebug(view: List[String] = null) extends Bundle(view)
{
@ -120,6 +121,16 @@ class rocketProc extends Component
fpu.io.dmem.resp_data := arb.io.cpu.resp_data;
dpath.io.fpu <> fpu.io.dpath
}
}
if (HAVE_VEC)
{
val vu = new vu()
vu.io.vec_cmdq <> ctrl.io.vcmdq
vu.io.vec_cmdq <> dpath.io.vcmdq
vu.io.vec_ximm1q <> ctrl.io.vximm1q
vu.io.vec_ximm1q <> dpath.io.vximm1q
vu.io.vec_ximm2q <> ctrl.io.vximm2q
vu.io.vec_ximm2q <> dpath.io.vximm2q
}
}