riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix null statement in vsli_mem_gen ala firrtl#264 (#252)

Browse Source
This commit is contained in:
Colin Schmidt 2016-09-07 11:04:36 -07:00 committed by Andrew Waterman
parent 70cfd7ce13
commit 92718e4b61
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vsim/vlsi_mem_gen
View File

@ -120,7 +120,7 @@ def gen_mem(name, width, depth, mask_gran, mask_seg, ports):
decl.append('`ifdef RANDOMIZE') decl.append('`ifdef RANDOMIZE')
decl.append(' integer initvar;') decl.append(' integer initvar;')
decl.append(' initial begin') decl.append(' initial begin')
decl.append(' #0.002;') decl.append(' #0.002 begin end')
decl.append(' for (initvar = 0; initvar < %d; initvar = initvar+1)' % depth) decl.append(' for (initvar = 0; initvar < %d; initvar = initvar+1)' % depth)
decl.append(' ram[initvar] = {%d {$random}};' % ((width-1)/32+1)) decl.append(' ram[initvar] = {%d {$random}};' % ((width-1)/32+1))
for idx in range(nr): for idx in range(nr):