riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: rename BankedL2 trait to BankedL2CoherenceManagers

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-11-04 11:51:59 -07:00 committed by Henry Cook
parent b8df59f43b
commit 8f757a9135
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/coreplex/BaseCoreplex.scala
View File

@ -96,7 +96,7 @@ trait CoreplexNetworkModule extends HasCoreplexParameters {
implicit val p = outer.p implicit val p = outer.p
} }
trait BankedL2 { trait BankedL2CoherenceManagers {
this: CoreplexNetwork => this: CoreplexNetwork =>
require (isPow2(nBanksPerMemChannel)) require (isPow2(nBanksPerMemChannel))
require (isPow2(l1tol2_lineBytes)) require (isPow2(l1tol2_lineBytes))
@ -119,19 +119,19 @@ trait BankedL2 {
} }
} }
trait BankedL2Bundle { trait BankedL2CoherenceManagersBundle {
this: CoreplexNetworkBundle { this: CoreplexNetworkBundle {
val outer: BankedL2 val outer: BankedL2CoherenceManagers
} => } =>
require (nMemChannels == 1, "Seq in Chisel Bundle needed to support > 1") // !!! require (nMemChannels == 1, "Seq in Chisel Bundle needed to support > 1") // !!!
val mem = outer.l2Channels.map(_.bundleOut).toList.head // .head should be removed !!! val mem = outer.l2Channels.map(_.bundleOut).toList.head // .head should be removed !!!
} }
trait BankedL2Module { trait BankedL2CoherenceManagersModule {
this: CoreplexNetworkModule { this: CoreplexNetworkModule {
val outer: BankedL2 val outer: BankedL2CoherenceManagers
val io: BankedL2Bundle val io: BankedL2CoherenceManagersBundle
} => } =>
} }