riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix cache release assertion

Browse Source
This commit is contained in:
Howard Mao 2016-02-23 16:03:51 -08:00
parent 929d8e31f7
commit 8873222e42
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
uncore/src/main/scala/cache.scala
View File

@ -412,7 +412,8 @@ class TSHRFile(implicit p: Parameters) extends L2HellaCacheModule()(p)
} }
assert(PopCount(releaseReadys) <= UInt(nReleaseTransactors), assert(PopCount(releaseReadys) <= UInt(nReleaseTransactors),
"At most a single tracker should match for any given Release") "At most a single tracker should match for any given Release")
assert(!(io.inner.release.valid && !releaseReadys.orR), assert(!io.inner.release.valid ||
io.inner.release.bits.isVoluntary() || releaseReadys.orR,
"Non-voluntary release should always have a Tracker waiting for it.") "Non-voluntary release should always have a Tracker waiting for it.")
// Wire probe requests and grant reply to clients, finish acks from clients // Wire probe requests and grant reply to clients, finish acks from clients