riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

For vlsi, make Memdessert elaborate before Top so the generated Makefrag-tests doesn't get overwritten

Browse Source
This commit is contained in:
Henry Cook 2015-07-23 17:00:22 -07:00
parent caf89baeb7
commit 866396545d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Makefrag
View File

@ -25,7 +25,7 @@ timeout_cycles = 100000000
# Verilog Generation
#--------------------------------------------------------------------
$(generated_dir)/$(MODEL).$(CONFIG).v: $(chisel_srcs)
$(generated_dir)/$(MODEL).$(CONFIG).v: $(chisel_srcs) $(generated_dir)/memdessertMemDessert.$(CONFIG).v
cd $(base_dir) && mkdir -p $(generated_dir) && $(SBT) "run $(MODEL) --backend $(BACKEND) --targetDir $(generated_dir) --W0W --configDump --noInlineMem --configInstance rocketchip.$(CONFIG)"
cd $(generated_dir) && \
if [ -a $(MODEL).$(CONFIG).conf ]; then \