riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

CacheCork: remove probe support

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-04-11 12:34:18 -07:00
parent 9a983c12a3
commit 84dc2ae822
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/uncore/tilelink2/CacheCork.scala
View File

@ -14,6 +14,7 @@ class TLCacheCork(unsafe: Boolean = false)(implicit p: Parameters) extends LazyM
val node = TLAdapterNode( val node = TLAdapterNode(
clientFn = { case cp => clientFn = { case cp =>
cp.copy(clients = cp.clients.map { c => c.copy( cp.copy(clients = cp.clients.map { c => c.copy(
supportsProbe = TransferSizes.none,
sourceId = IdRange(c.sourceId.start*2, c.sourceId.end*2))})}, sourceId = IdRange(c.sourceId.start*2, c.sourceId.end*2))})},
managerFn = { case mp => managerFn = { case mp =>
mp.copy( mp.copy(