riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[WIP] Generators for unittest and groundtest; disambiguate groundtest.TrafficGenerator

Browse Source
This commit is contained in:
Henry Cook
2016-09-22 14:57:18 -07:00
parent 47c5d1a992
commit 83c08a931d
7 changed files with 244 additions and 222 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocketchip/Generator.scala
View File

@ -7,7 +7,7 @@ import rocket.{XLen, UseVM, UseAtomics, UseCompressed, FPUKey}
import util.Generator
import scala.collection.mutable.LinkedHashSet
/** An example Generator */
/** A Generator for platforms containing Rocket Coreplexes */
object RocketChipGenerator extends Generator
{
val rv64RegrTestNames = LinkedHashSet(