riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN

Browse Source 
See https://github.com/riscv/riscv-isa-sim/issues/76
This commit is contained in:
Andrew Waterman
2017-02-01 22:40:55 -08:00
committed by Andrew Waterman
parent 75edf42323
commit 8225676a86
2 changed files with 19 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/util/Misc.scala
View File

@ -37,6 +37,9 @@ object MuxT {
def apply[T <: Data, U <: Data, W <: Data](cond: Bool, con: (T, U, W), alt: (T, U, W)): (T, U, W) =
(Mux(cond, con._1, alt._1), Mux(cond, con._2, alt._2), Mux(cond, con._3, alt._3))
def apply[T <: Data, U <: Data, W <: Data, X <: Data](cond: Bool, con: (T, U, W, X), alt: (T, U, W, X)): (T, U, W, X) =
(Mux(cond, con._1, alt._1), Mux(cond, con._2, alt._2), Mux(cond, con._3, alt._3), Mux(cond, con._4, alt._4))
}
/** Creates a cascade of n MuxTs to search for a key value. */