riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Don't use Vec as lvalue

Browse Source
This commit is contained in:
Andrew Waterman
2017-03-29 22:04:51 -07:00
parent d3bc99e253
commit 80fb002962
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tile/Interrupts.scala
View File

@@ -45,7 +45,7 @@ trait HasExternalInterruptsModule {
// go from flat diplomatic Interrupts to bundled TileInterrupts // go from flat diplomatic Interrupts to bundled TileInterrupts
def decodeCoreInterrupts(core: TileInterrupts) { def decodeCoreInterrupts(core: TileInterrupts) {
val core_ips = Vec( val core_ips = Seq(
core.debug, core.debug,
core.msip, core.msip,
core.mtip, core.mtip,