riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

tilelink Buffer: use new :=? adapter API

Browse Source
This commit is contained in:
Wesley W. Terpstra committed 2017-09-07 16:03:35 -07:00
1 parent 1b705f62f6
commit 80965e8230
2 files changed
+19 -7
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

src/main/scala/tilelink/Bus.scala
+5 -3
View File
@@ -68,9 +68,11 @@ abstract class TLBusWrapper(params: TLBusParams, val busName: String)(implicit p
protected def inwardBufNode: TLInwardNode = master_buffer.node
protected def bufferChain(depth: Int, name: Option[String] = None): (TLInwardNode, TLOutwardNode) = {
val chain = LazyModule(new TLBufferChain(depth))
name.foreach { n => chain.suggestName(s"${busName}_${n}_TLBufferChain")}
(chain.nodeIn, chain.nodeOut)
RightStar { implicit p =>
val chain = LazyModule(new TLBufferChain(depth))
name.foreach { n => chain.suggestName(s"${busName}_${n}_TLBufferChain")}
(chain.nodeIn, chain.nodeOut)
}
}
def bufferFromMasters: TLInwardNode = inwardBufNode