riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

refine FP bugfixes

Browse Source
This commit is contained in:
Andrew Waterman
2012-04-01 14:52:33 -07:00
parent c7c35322c2
commit 7f254d9670
3 changed files with 9 additions and 16 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
rocket/src/main/scala/dpath.scala
View File

@ -422,10 +422,7 @@ class rocketDpath extends Component
io.ctrl.sboard_clra := mem_ll_waddr
io.ctrl.fp_sboard_clr := r_dmem_fp_replay
io.ctrl.fp_sboard_clra := r_dmem_resp_waddr
val r_mem_reg_waddr = Reg(){UFix(width = 5)}
r_mem_reg_waddr := mem_reg_waddr
io.ctrl.fp_sboard_wb_waddr := r_mem_reg_waddr
io.ctrl.fp_sboard_wb_waddr := Reg(mem_reg_waddr)
// processor control regfile write
pcr.io.w.addr := wb_reg_raddr1